Zephyr Runtime PM Dependencies: Holding a Sensor Does Not Hold Its I2C Bus
Why can an I2C controller suspend between transactions while a sensor remains runtime-active, even though power-domain acquisition is automatic?
-
-
STM32H573 OTFDEC Images: Bind Ciphertext to the Physical Address and Region ID
Why does an encrypted external-flash image stop decrypting correctly after relocation even when its key and nonce are unchanged?
-
STM32G474 Fast Flash Programming: Verify the Row Size and Erase Scope Before Writing
Why can G474 fast programming fail after a page erase or stop partway through a seemingly valid block, although ordinary doubleword programming works?
-
STM32G474 FDCAN Receive Filters: Close the Nonmatching-Frame Path Explicitly
Why do unrelated CAN identifiers still reach G474 FIFO0 after firmware installs a narrow acceptance filter?
-
STM32G474 DAC Sample-and-Hold: Budget Voltage Droop While the Output Is Tri-Stated
Why does a G474 DAC output drift in sample-and-hold mode even when firmware never changes its digital code?
-
STM32H750 RNG Seed Errors: Drain the Recovery Pipeline Before Returning Random Words
Why is clearing SEIS insufficient to resume an H750 random-number API safely after a seed error?
-
STM32G474 Hardware CRC: Match Write Width and REV_IN Grouping to the Intended Byte Stream
Why does a G474 hardware CRC change when firmware replaces byte writes with packed word writes even though the payload bytes are unchanged?
-
STM32G474 FDCAN Transmit Order: Choose FIFO Arrival Order or Queue Identifier Priority
Why can a later low-ID frame wait behind an earlier high-ID frame in one G474 configuration but overtake it in another?
-
STM32F401CCU6 ROM USB DFU: Check the HSE Detection Path Before Blaming the Application Clock Tree
Why can USB work in an STM32F401CCU6 application while its ROM DFU path resets or never enumerates?
-
RISC-V MMIO Ordering: Match FENCE Sets to Device and Memory Accesses
Why does a RAM-only fence fail to establish a normal-memory-to-device ordering edge, and what changes between relaxed and ordered Linux RISC-V MMIO accessors?
