RISC-V MPRV Helpers: Apply the Caller’s Memory Rules Without Changing Instruction Fetch
Why can an M-mode helper execute normally but fault when loading a supervisor or user address, and how do MPRV, MPP, MXR and SUM change that access?
-
-
RISC-V medlow and medany: Diagnose the Address Range Behind a Relocation Failure
Why does an RV64 image linked near 0x80000000 fail under medlow, and why does medany solve only PC-relative reach rather than all shared-library requirements?
-
RV64 C and Assembly Boundaries: Preserve the Sign-Extended uint32_t Register Contract
Why can a hand-written RV64 caller break a C uint32_t interface by zero-extending bit 31 even though the source type is unsigned?
-
RISC-V WFI: Recheck Work After Wake Without Assuming an Interrupt Was Taken
Why can a RISC-V idle loop continue after WFI with no interrupt handler invocation, and why does clearing MIE not guarantee that WFI remains stalled?
-
STM32H563 SRAM ECC Byte Writes: Explain the Hidden Read Before the Write
How can a byte or halfword SRAM store detect an ECC double error even when the firmware appears to be only writing memory?
-
STM32G474 ADC After Idle: Apply the First-Conversion Workaround to the Correct Silicon Revisions
Why can a slowly sampled ADC give a bad first result after more than one millisecond of inactivity, and why must the first rather than second conversion be discarded for this erratum?
-
STM32G474 Clock Failure Recovery: A Running Core Does Not Restore Peripheral Timing
After HSE failure switches the system clock to HSI16, which timing assumptions and output protections still need recovery before normal operation resumes?
-
STM32G474 PWM Dithering: Measure the 16-Cycle Average Without Promising Finer Individual Edges
What resolution does TIM1 dithering actually add, and why should a single PWM pulse still move in whole timer-clock steps?
-
STM32H563 I3C IBI Payloads: Qualify Interrupt Data Separately from Private Transfers
Why can a sensor private read succeed while its I3C in-band interrupt payload is incompatible with the STM32H563 controller?
-
STM32G474 ADC Auto-Delay: Explain Why Unread Results Make Hardware Triggers Disappear
Why does an external ADC trigger stream stop producing one sample per trigger when AUTDLY is enabled and software reads ADC_DR late?
