STM32G431 SMBus PEC: Count the Trailer and Leave Reload Mode for the Final Segment
Why does requesting hardware PEC fail to produce or check the expected trailing byte when the transfer count and reload state still describe ordinary data?
-
-
STM32F401CCU6 I2S Slave Startup: Qualify Word Select Before Enabling a Running Stream
Why can an F401 I2S slave remain desynchronized after joining an already-clocked external audio stream, even when DMA continues moving samples?
-
STM32F401CCU6 Core Supply: Use the Single-VCAP Regulator Circuit for Its Package
Can an F401CCU6 board reuse the VCAP capacitors or external-core-supply circuit drawn for a 100-pin F401 package?
-
Yocto Upstream Version Checks: Distinguish an Undiscovered Release from an Up-to-Date Recipe
Why does devtool fail to identify a known upstream release, or report UNKNOWN rather than a usable upgrade, while the existing recipe still fetches and builds successfully?
-
STM32F401CCU6 USB Device FIFOs: Fit Payload and Status Words into the Dedicated RAM
Why can a valid endpoint composition still need a different USB FIFO map even when the F401 application has ample free SRAM?
-
STM32G431 PB8 CAN RX: Resolve the BOOT0 Input Before Releasing Reset
Why can connecting an external CAN receive signal to PB8 change a G431 board’s boot destination before the application configures FDCAN?
-
STM32H563 USART Stop Wakeup: Budget the First Character Before Reusing the Run-Mode Baud Rate
Why can an H563 USART receive reliably in Run mode but lose the first character when its kernel clock must restart from Stop?
-
STM32WBA Sequencer Waits: A Pending Outer Event Cannot Unwind a Nested Wait
Why can task A remain inside UTIL_SEQ_WaitEvt even after event A is set when a nested task is still waiting for event B?
-
STM32WBA AMM Allocation Failures: Separate Reserved Quotas from Shared-Pool Capacity
Why can an AMM allocation be refused while another virtual memory still has unused reservation and the underlying heap is not globally full?
-
Zephyr Runtime PM Dependencies: Holding a Sensor Does Not Hold Its I2C Bus
Why can an I2C controller suspend between transactions while a sensor remains runtime-active, even though power-domain acquisition is automatic?
